chang830
Full Member level 5
![Full Member level 5](/styles/images/ranks/flevel2.gif)
The output of my circuit is a CML output buffer. I intend to use two stage CML output buffer to get better signal integrity. Can anyone see some disadvantage of it?
Thanks
Thanks
Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.
chang830 said:The output of my circuit is a CML output buffer. I intend to use two stage CML output buffer to get better signal integrity. Can anyone see some disadvantage of it?
Thanks
suria3 said:chang830 said:The output of my circuit is a CML output buffer. I intend to use two stage CML output buffer to get better signal integrity. Can anyone see some disadvantage of it?
Thanks
Chang,
Pls refer to this paper. It might help you. If you can't find, let me know i will upload for you.
High-Speed Current-Mode Logic Amplifier Using Positive Feedback and
Feed-Forward Source-Follower Techniques for High-Speed CMOS I/O Buffer.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 3, MARCH 2005
chang830 said:suria3 said:chang830 said:The output of my circuit is a CML output buffer. I intend to use two stage CML output buffer to get better signal integrity. Can anyone see some disadvantage of it?
Thanks
Chang,
Pls refer to this paper. It might help you. If you can't find, let me know i will upload for you.
High-Speed Current-Mode Logic Amplifier Using Positive Feedback and
Feed-Forward Source-Follower Techniques for High-Speed CMOS I/O Buffer.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 3, MARCH 2005
Hi suria,
Thanks for the reply. I can not find this paper with google. Would you upload it to me?
Thanks in advance