Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to do Scan Synthesis?

Status
Not open for further replies.
M

mic_huhu

Member level 3
Member level 3
Joined
Dec 16, 2004
Messages
63
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
499
scanned synthesis

Hi,all,

Who can tell me how to do scan synthesis USing DFT compiler?
I have tried some times but failed every time.I don't know how to
get success.

Johnny
 

you'd better to follow the toturial of the DFT,or give your error information
 

explain me the issue where u failed. then we can help.
 

Use "check test" command to report the violations. Then fix the design and make it testable.
Regarding to the DFT flow, you can learn it from the Tutorial file.
 

Thanks all,

whether need other libs . The lib files for synthesis such as slow.lib is not enough?

the reports are all FlipFlops are not equivalent scan FF.

Added after 5 minutes:

and such as "TEST_451" ,"TEST_199","TEST_224"
and about memory : "..... because functionality for output pin[31] is bad or incomplete"

Sorry for I can't give more info.
 

does your FFs have any async inputs?
 

some FFS have asynchronous reset. no other async inputs
 

these asynchronous reset should be controlled in test mode.
 

give the async reset to the flop, as anded with scan_enable.

this can be done with autofix option of the command "set_dft_configuration".
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top