Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to eliminate the positive & negative skews?

Status
Not open for further replies.
Re: Abt Skew

Skew the the difference in the arrival time of clocks at flip flop pins.
For two registers with their clocks arriving at different times.
take example when FF1 output is connected to FF2 input.
If the arrival time of clock signal at FF2, is less than the
arrival time of clock signal at FF1 (negative skew), if the clock signal at FF2 arrives later than the arrival time of clock at FF1 (positive skew).
 

    K

    kumar_eee

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top