Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Design Compiler & RTL Compiler

Status
Not open for further replies.
P

pavanP

Newbie level 3
Newbie level 3
Joined
Dec 10, 2005
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,302
rtl compiler design compiler

actually i'm comfortable with DC. now i have to use RTL compiler.

what r the issues i need to take care?

anybody expalin the differences between synopsys DC & cadence RTL Compiler
interms of the synthesis process, design handling, constrainnig, timing etc..
 

dc rtl compiler

basic RC do synthesis is interms of GLOBALLY.
Dc do optimization in the timing path.
but RC first take timing (cpt) do optimization . then none critical path RC do area,power optimization.
so it can achieve tradeoff between area,time ,speed
 
  • Like
Reactions: srini.pes

    V

    Points: 2
    Helpful Answer Positive Rating
    S

    srini.pes

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top