Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
There are many different kinds of latched comparators. Which one are you designing?
A very simple one is to cascade two inverters INV1 and INV2. Connect the output of INV1 to its input. This makes INV1 a simple comparator. INV2 is the latch to the output of INV1. This is an asynchronous type.
To make it synchronous, add two pass transistors, one at the input of INV1, the other at the output INV2. Using a clock signal to synchronise the pass transistors via the gates.
To improve, you can replace pass transistors with transmission gates, but you need non-overlapped clock signals, Ph1 and Ph2 (NOT of Ph1). Such that Ph1 to NMOS, Ph2 to PMOS.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
