cmos babe
Full Member level 4
Hi,
I want to make a FPGA-SRAM interface.This is the first time I connect the FPGA to the outside world so I need some help .
Should the clock frequency be changed to accommodate the offset in/out before/after clock time + the read/write cycle time?
Thanks (=
I want to make a FPGA-SRAM interface.This is the first time I connect the FPGA to the outside world so I need some help .
Should the clock frequency be changed to accommodate the offset in/out before/after clock time + the read/write cycle time?
Thanks (=