honeyxyb
Member level 2
integrated clock gating cell
Hi, all:
I am trying to optimize power of my chip , and I am using clock gating
methedology , because my library has no integrated clock gating cell , so I
use multi-cell to build a clock gating cell ( OR, LATCH AND INV etc) , but I found
it's difficult to meet timing of clock gating check , and I have requied Astro place
them together.
So I want to build a integrated clock gating cell to improve the effect. But I don't know how to do it, I have browsed all the documents of STAR-MTB(Synopsys) , but no detail informations about how to generate it, can anybody help me?
Thanks!
Hi, all:
I am trying to optimize power of my chip , and I am using clock gating
methedology , because my library has no integrated clock gating cell , so I
use multi-cell to build a clock gating cell ( OR, LATCH AND INV etc) , but I found
it's difficult to meet timing of clock gating check , and I have requied Astro place
them together.
So I want to build a integrated clock gating cell to improve the effect. But I don't know how to do it, I have browsed all the documents of STAR-MTB(Synopsys) , but no detail informations about how to generate it, can anybody help me?
Thanks!