Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to determine the power planning?

Status
Not open for further replies.
T

triquent

Full Member level 3
Full Member level 3
Joined
Oct 13, 2004
Messages
166
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
1,826
power planning?

how to determine the power planning?
1) IO to core distance: can place VDD and VSS is enough?
2) how many stripes should we place? the VDD& VSS stripe inside one set VDD/VSS stripes is determined by the spec of the metal rule?
3) how to know where to place which IOs?
4) what is a good strategy for high speed design?
 

power planning?

2)the stripes width is determined by EM. we can calculate the width of the width by the foundry technics.
Wstripe_v=Itop/Jmetal
Wstripe_h=Ileft/Jmetal.

Added after 6 minutes:

) because the ring width can get ,so the IO to core distance must bigger than twice of it ??
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top