Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

some problems about Sample and hold circuit

Status
Not open for further replies.
W

winsonpku

Advanced Member level 4
Full Member level 1
Joined
Jul 7, 2005
Messages
119
Helped
6
Reputation
12
Reaction score
0
Trophy points
1,296
Activity points
2,351
now,i designed a Sample and hold circuit for a pipeline ADC
i want to know how to evaluate its performance.
maybe the SNR is a specification
but how to simulate it?
who can tell me the details
any answer is welcome
thanks
 

some problems about Samle and hold circuit

use spectre in ic50
.pss
.pac
.pnoise

Also pay attention to the information about the clock
 

Re: some problems about Samle and hold circuit

how can do these simulations in hspice?
and how can choose sampling capacitor?


sunking said:
use spectre in ic50
.pss
.pac
.pnoise

Also pay attention to the information about the clock
Click to expand...
 

Re: some problems about Samle and hold circuit

Some of the most important specs for S/H in pipeline ADC include SNR and THD. You can simulate these parameters in HSPICE, without using spectreRF features. To do this, you need to calculate the kT/C noise and OTA noise contribution carefully due to inherent alias. Other than this, the THD performance can be simply measured by perform FFT on the transient simulation strobed data points when you apply a sinusoidal input.
 

    W

    winsonpku

    Points: 2
    Helpful Answer Positive Rating
Re: some problems about Samle and hold circuit

so you mean by performing the FFT to evaluate the THD
then how to simulate the SNR?

willyboy19 said:
Some of the most important specs for S/H in pipeline ADC include SNR and THD. You can simulate these parameters in HSPICE, without using spectreRF features. To do this, you need to calculate the kT/C noise and OTA noise contribution carefully due to inherent alias. Other than this, the THD performance can be simply measured by perform FFT on the transient simulation strobed data points when you apply a sinusoidal input.
Click to expand...
 

some problems about Samle and hold circuit

u can also get snr value in frequency domain.
don't include hamonic power.
 

some problems about Samle and hold circuit

hspice is not a good tool for S/H in design ADC, esp. for SNR and THD.
Maybe you can try hspiceRF tool
 

Re: some problems about Samle and hold circuit

how to do this?
can you tell me the details?

swicap said:
u can also get snr value in frequency domain.
don't include hamonic power.
Click to expand...
 

hi all,can any one tell me which chip may replace LF198 because this is not avaliable for me
 

Re: some problems about Samle and hold circuit

maybe you need a scirpt to add all the pin's power except harmonic~
also use tools, like the spiceexplorer(a small waveform software), it supply the function of FFT/DFT and SNR,SFDR calculation

winsonpku said:
how to do this?
can you tell me the details?

swicap said:
u can also get snr value in frequency domain.
don't include hamonic power.
Click to expand...
Click to expand...
 

How about using matlab? I often use this tool. But sometimes the result is so good that I am not very sure.
 

You should use spectreRf for such simulation.
 

for noise analysis such as SNR, you should use RF simulator. for distortion analysis, just general trans simulation and do FFT is enough.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top