Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

help:simulation of a reset circuit

Status
Not open for further replies.

flysnows

Junior Member level 2
Junior Member level 2
Joined
Jul 7, 2005
Messages
24
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
1,490
I want to simulate the transient property of a reset circuit,but have errors.
Can anyone help me to correct the hspice input file? The simulation results shows that the syntax of .tran error

.option post node list
vdd 1 0 3.3
c1 1 net1 1p
mn1 net1 1 0 0 nch
mp1 2 net1 1 1 pch
mp2 net2 net1 2 2 pch
c2 net2 0 2p
xinv1 net2 3 inv
xinv2 3 out inv

.SUBCKT inv in out capout=1p
cout out 0 capout
rout out 0 1.0k
gn 0 out nand(1) in 0 scale=1
+ 0. 4.90ma
+ 0.25 4.88ma
+ 0.5 4.85ma
+ 1.0 4.75ma
+ 1.5 4.42ma
+ 3.5 1.00ma
+ 4.000 0.50ma
+ 4.5 0.2ma
+ 5.0 0.1ma
.ENDS inv

.lib 'E:\MM0355V.L' TT


.tran 0 4u 0.1u
.probe tran v(out)
.save
.end
 

".tran 0 4u 0.1u "

Change to .tran 0.1u 4u ,and try again.
 

    flysnows

    Points: 2
    Helpful Answer Positive Rating
add a big parallel res on the cap(100M)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top