Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is the meaning of at-speed testing?

Status
Not open for further replies.
W

wanzuha

Newbie level 3
Newbie level 3
Joined
Jul 21, 2005
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,313
What is the meaning of at-speed testing. it is system speed ?
 

Re: At-speed testing

at speed testing means is a test mode that needs the ATE to test chip at this chip's real work clock frequecy.
 

    W

    wanzuha

    Points: 2
    Helpful Answer Positive Rating
At-speed testing

What will happen if i'm using bist
 

Re: At-speed testing

Do you want to test memory or something else ? If memory, then BIST is the cheapest and more reliable solution
 

Re: At-speed testing

in at-speed testing, launch will happen at hips frequency, but capture will be at slower rate. at-speed testing will give more about transitions, rise, fall and other speed effecting defects.
 

Re: At-speed testing

For BIST, it means BIST run at real clock speed. The clocks may come from PLL.
 

At-speed testing

yes
normally test clock is very slow,
so many problems cannot be found at test clock
at speed test is system speed
 

Re: At-speed testing

yes. at-speed test means test the design at its system speed.
Bist test for memory of IP blocks are usally at-speed (they will design to run at system clk speed).
For scan, the at-speed test happens with at-speed launch and capture during scan_enable pin low.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top