Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Offset voltage issues when extracting parameters using Calibre PEX

Status
Not open for further replies.
B

benwgl

Newbie level 1
Newbie level 1
Joined
Jul 20, 2005
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
I use calibre PEX extracting parasitic paramerter including resister and capacitor,
But OTA bias voltage have 100mv offset when using hspice simulating it. The OTA is cmos circuits. Bias voltage drives the gate of mos. Please tell me why.
 

calibre PEX

Can you paste the detail circuit.

The offest voltage maybe come form another sub-circuit (input stage ,feedback,or systematic offset..)
 

    B

    benwgl

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top