Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx warning: HDLParsers:3498 - No primary, secondary unit in the file

Status
Not open for further replies.

osbourne

Member level 2
Member level 2
Joined
Jun 13, 2005
Messages
44
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,827
Hi,

when I synthesize my VHDL design, I get the following message:

WARNING:HDLParsers:3498 - No primary, secondary unit in the file "D:/Xilinx/PD/carrier_add.vhd. Ignore this file from project file "dpd_vhdl.prj".

The design works correctly, but I don't know what this message means.
Can somebody help ?

Regards,
Osbourne
 

xilinx warnings

Hi,
Hope u have instantiated a Xilinx IP core in ur code.
In that case, u can ignore this warning..

Tool will generate a black box while synthesising this design since it is an IP Core.
Go ahead... there won't b any problem with your synthesised design.

Regards,
Renjith
 

    osbourne

    Points: 2
    Helpful Answer Positive Rating
hdlparsers:3498

yes...i think osbourne is correct...since i sometimes used to get this error in 6.3i....but it gives a black box generating warning in 7.1i.....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top