superhet
Junior Member level 3
i have a problem where data from one module has to be given to another module but with a delay. in simulation with modelsim delays can be easily generated by #<amount of delay> but how can i produce a synthesizable delay. lets say i want an equivalent of
#30
the time is in nanoseconds and the choice of the clock frequency is up to you
#30
the time is in nanoseconds and the choice of the clock frequency is up to you