dynamicdude
Member level 2
![Member level 2](/styles/images/ranks/dlevel2.gif)
Can anybody tell me how to react to both setup and hold violation in the circuit perspective without changing the clock paths?
If there are any relevant documents please let me know.
If there are any relevant documents please let me know.