PhdSA
Newbie level 5
- Joined
- Mar 18, 2024
- Messages
- 9
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1
- Activity points
- 118
Hi,
I have designed a 3 bit binary current steering DAC with diferential PMOS and NMOS current source. This DAC uses a diifferential gate as a switch wich are connected to buffer transistor, for pmos current the buffer is PMOS transistor and for NMOS current source the buffer is NMOS transisor, as can be seen in figure below. Each of this buffer transistor connected to differential NMOS transistor of differential amplifier.After doing the layout, a delay appears during switching when connecting the PMOS buffer transistor to the NMOS transistor of the differential amplifier, as displayed in figure below. Thus, this delay could be due to a few factors that relate to differences in drive strength, parasitics, and timing mismatches between the PMOS and NMOS paths. Can you help me by giving me some strategies to address this issue, if i insert a block between the buffer and NMOS transistor or using body biasing. I try to connect the bulk of NMOS transistor to the VDD, however this solution can't help me. I'm so gratefull if you can help me.
I have designed a 3 bit binary current steering DAC with diferential PMOS and NMOS current source. This DAC uses a diifferential gate as a switch wich are connected to buffer transistor, for pmos current the buffer is PMOS transistor and for NMOS current source the buffer is NMOS transisor, as can be seen in figure below. Each of this buffer transistor connected to differential NMOS transistor of differential amplifier.After doing the layout, a delay appears during switching when connecting the PMOS buffer transistor to the NMOS transistor of the differential amplifier, as displayed in figure below. Thus, this delay could be due to a few factors that relate to differences in drive strength, parasitics, and timing mismatches between the PMOS and NMOS paths. Can you help me by giving me some strategies to address this issue, if i insert a block between the buffer and NMOS transistor or using body biasing. I try to connect the bulk of NMOS transistor to the VDD, however this solution can't help me. I'm so gratefull if you can help me.
