Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

RS Flip Flop Question?

Status
Not open for further replies.
Y

Y.C Park

Member level 2
Member level 2
Joined
Dec 20, 2004
Messages
53
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
502
HI Expert!!!

I am an Ananlog Design Engineer.
So I am very weak for Digital Design.

Is it possible to design Clockless Edge Triggered Flip Flop?
Now I have to design a PWM Power IC.
But I have no idea about Edge-Triggered Set Reset Flip Flop without clock.

Thanks in advance.
 

Examples of edge and clock trigged RS flip-flop:
**broken link removed**
 

    Y

    Y.C Park

    Points: 2
    Helpful Answer Positive Rating
hi,
no its not possible to design rs flipflop without clock.

with regards,
kul.
 

u cannot design a flip flop without clock.u can design a latch with an enable and resets.
 

clockless RS flipflop's truth table:



R S QN QN+1

1 0 X 0

0 1 X 1

0 0 QN

1 1 X X



Y.C Park said:
HI Expert!!!

I am an Ananlog Design Engineer.
So I am very weak for Digital Design.

Is it possible to design Clockless Edge Triggered Flip Flop?
Now I have to design a PWM Power IC.
But I have no idea about Edge-Triggered Set Reset Flip Flop without clock.

Thanks in advance.
Click to expand...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top