Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Synopsys PrimeTime/TestMax and Xilinx Vivado

Status
Not open for further replies.
G

gengarchitect

Newbie
Newbie level 3
Joined
Nov 18, 2021
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
53
Hello everyone!
I am a new student and recently got into timing fault analysis. I use Xilinx Vivado to compile the bitstream and upload it to my FPGA (PYNQ-Z1). Now I want to analyze the little program I programmed in Verilog. I found out that to analyze timing faults in TestMax, I will need to use PrimeTime. Now the problem for me is, I am not sure how to get the .db files for PrimeTime. Whenever I see a PrimeTime workflow, it says I need to link my design to a .db file. But I am unsure how to get those files.

Any advice and help is appreciated.
Thank you!
 

Sort by date Sort by votes
AFAIK, Vivado doesn't output .db files. Vivado also does it's own timing analysis during and after place and route.

Not exactly sure why you are trying to use ASIC tools on an FPGA.
 

Upvote 0 Downvote
Which tools give me .db output files? Can I input my verilog files into a program that gives me .db files? I programmed an ALU and I just want to check how TestMax outputs all the possible patterns for a timing fault analysis. I am just using FPGA because I am getting into chip programming and with an FPGA I can always reprogram it.

Thank you for your time!
 

Upvote 0 Downvote
fault analysis is an ASIC task, it has nothing to do with FPGAs. You are mixing two flows, that's why you don't know what a .db file is or how to use it.
 

Upvote 0 Downvote
ThisIsNotSam said:
fault analysis is an ASIC task, it has nothing to do with FPGAs. You are mixing two flows, that's why you don't know what a .db file is or how to use it.
Click to expand...
Why is fault analysis an ASIC exclusive task? I thought you could do fault analysis on any hardware implementation. I am very sorry for asking obvious questions. Can you please elaborate what a .db file actually is and how to get one? I appreciate your help!
 

Upvote 0 Downvote
FPGA boards are tested for defects at fabrication time. Someone already took care of the fault analysis for you.

a .db file contains characterization information about standard cells in a library. all delays and power values are there. you get one from the library provider.
 
Upvote 0 Downvote
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top