AC plot of OTA(gain vrs frequency plot)

let me some thoughts:
1, your bias current is higher than the mirrored current for the OTA diff.pair tail. Not so smart, since big percent of available supply current is not used for bandwidth (higher diff.pair current = higher bandwidth)
2, W/L of diff.pair is smaller than PMOS load W/L, not so good, since gm of diff.pair determines bandwidth, it should be high, PMOS load W/L determines DC gain, and its gm should be low.
3, apply negative feedback to set output DC operating point in AC analysis. Generating a differential input voltage in open loop is not the best way, since only strange sizing of devices can lead to an operating point where luckily all devices are in active/saturation region.
To simulate openloop gain connect a huge ideal inductor rather between OTA output and inverting OTA input (1H-1kH), and a huge ideal capacitor between inverting input and GND (1F-1kF). Apply an AC source (1V magnitude) with a DC common-mode voltage (VDD/2=0.9V) on non-inverting input and it will set correct DC operating point in AC analysis. Below an example:
4, reduce PMOS widths, they are too big, they produce big C parasitics which can decrease bandwidth
5, if bandwidth is still low, increase current
6, I recommend you to set L for every device a 1um, than play with W.