Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to Perform Noise Simulation w/ Induced Gate Noise ??

Status
Not open for further replies.
L

Learn2Fly

Junior Member level 3
Junior Member level 3
Joined
Apr 26, 2005
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,534
induced gate noise

Hi,

As is known that the induced gate noise cannot be neglected in the high frequency designs, however, it's not uncommon that designers can only get the RF models from foundies that do not take the induced gate noise into account. If requested, the foundries may provide a look-up table containing the four noise parameters.

How to perform the simulation with the induced gate noise? Or how to use the look-up tables provided by the foundries?

Can anyone here help me out? Thank you.
 

induced gate noise high frequency

Sorry, I made a little mistake. The title should be "How to Perform Noise Simulation with Induced Gate Noise?"

Thank you.
 

gate induced noise

In my opinion, until now no-one can simulate this noise accurately, becasue the real correlation between gate and drain noise is still in study.

Yibin.
 

Re: How to Perform Simulation /w Induced Gate Noise ??

yibinhsieh said:
In my opinion, until now no-one can simulate this noise accurately, becasue the real correlation between gate and drain noise is still in study.

Yibin.
Click to expand...

Yes, you're probably right. However, I guess there must be some way to perform the simulation based on the known noise theories, provided that the foundries only give designers the measured four noise parameters.

Thank you.
 

How to Perform Simulation /w Induced Gate Noise ??

Check Shaeffer's thesis, "The design and implementation of low-power CMOS receivers",p.93-96. He developed a practical way to simulate gate noise. I remember that there are some resources on Lee's website, one of them are the spice file to simulate the gate noise.
 

    L

    Learn2Fly

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top