Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Partial reconfiguration has both a full configuration bitstream and one or more partial bitstreams that can reconfigure a isolated portion of the design, while the rest of the design continues to function. This doesn't require a special control unit, unless you are intending to do the partial reconfiguration from inside the FPGA with ICAP. AFAIK if you are using Zynq you can perform the partial reconfiguration from the ARM too.
Partial reconfiguration has both a full configuration bitstream and one or more partial bitstreams that can reconfigure a isolated portion of the design, while the rest of the design continues to function. This doesn't require a special control unit, unless you are intending to do the partial reconfiguration from inside the FPGA with ICAP. AFAIK if you are using Zynq you can perform the partial reconfiguration from the ARM too.
yes i have more bit-streams and i need to reload them one by one (according to some issues) to the partial reconfiguration region without a need to host computer.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
