Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

about the LDO regulator PSRR

Status
Not open for further replies.
M

Markie

Junior Member level 2
Junior Member level 2
Joined
Nov 16, 2004
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
215
I want to know what the goal to add ESR in simulation and what ESR will perfect?

We use a version of LDO "117" in our design, but if we don't add the cap on output term, it will wave.

If we don't want to add the input and output capacitor, we should use the chip of what PSRR?

does this pheno is associated with the PSRR?

Your help will be very sincere.
 

Normally, we add a large capacitance with ESR at the output of LDO to help the circuit be stable. This pheno is just a frequency compenstion issue.
 

    M

    Markie

    Points: 2
    Helpful Answer Positive Rating
Go to GATECH website look for Rincon mora and his publications. His PhD thesis is freely avilable.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top