beginner_EDA
Full Member level 4
- Joined
- Aug 14, 2013
- Messages
- 191
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,296
- Activity points
- 3,854
Hi,
how to implement link training with IO DELAY in Xilinx ultrascale FPGA?
Any idea or reference design?
Thanks
how to implement link training with IO DELAY in Xilinx ultrascale FPGA?
Any idea or reference design?
Thanks