Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Wellbody layer in tsmc

Status
Not open for further replies.
S

shanmei

Advanced Member level 1
Advanced Member level 1
Joined
Jul 26, 2006
Messages
430
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
USA
Activity points
4,496
For tsmc180, the nmos transistor layout has a layer of wellbody. There is no information on this layer from its design rule. Is it just a dummy layer? Thanks.
 

Could mean the p-substrate of the wafer, or - more likely because of its name - the p-substrate (= p-body) of an isolated p-well in n-well.
 
shanmei said:
For tsmc180, the nmos transistor layout has a layer of wellbody. There is no information on this layer from its design rule. Is it just a dummy layer? Thanks.
Click to expand...

If it's not in the design rules I'd look again, try looking for the GDS number or contact the tsmc support./
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top