Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Why common source amplifier stage can not drive a low impedence load

Status
Not open for further replies.

subrata_m

Newbie level 4
Newbie level 4
Joined
May 9, 2018
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
61
Hi All,

I am new to this forum . Can anyone explain the following
doubt which is killing me :grin:
In Razavi book just before starting the explanation about source follower stage it is stated that ,
"To achieve a high voltage gain with limited power supply voltage, the load impedance should be as large as possible .If such a stage is to drive a low-impedance load , then a "buffer" must be placed after the amplifier so as to drive the load with negligible loss of the signal level".

My question is if the "CS stage act as a trans conductance amplifier ,
then why it can not drive a low impedance load" .
CSstage_with_load.JPG

In the above diagram of CS stage with a load RL,
Even if output impedance is high which is here approximately RD , I can not understand why the CS stage can not drive a low impedance load .
My understanding is that high output impedance here will be able to draw more current , which will give better driving capability .
 

Since all resistances are in parallell, the smallest resistance will dictate the overall load resistance (impedance if there would be an inductive or capacitive element).

If R_L is the smallest, say close to zero, your gain will not be very high as per the equation v_out ~ g_m v_gs * R_L (assuming that R_L // R_D // r_o ~ R_L ).

In this case, DC current might indeed be high for a low R_L, but Razavi states what you require to obtain "high voltage gain". Notice that, dependent on the load condition, the current does not necessarily scale with the gain.
 
Hi jjx ,

Thank you very much.
I messed it up with the drain resistance R_D and load impedance R_L ,
did not consider the effect of R_L being low on the overall output resistance R_L // R_D // r_o ~ R_L.

Can we say that without a load connected , CS stage has a moderate or high output resistance and moderate open circuit voltage gain ,
but when a low impedance load is connected then output resistance and gain
get reduced drastically .

I am not sure though if we can consider load resistance as a part of output resistance .
 

Can we say that without a load connected , CS stage has a moderate or high output resistance and moderate open circuit voltage gain
Right. Also moderate or high voltage gain.

but when a low impedance load is connected then output resistance and gain get reduced drastically.
Not its output resistance, but the parallel circuit of output impedance and low impedance load.

I am not sure though if we can consider load resistance as a part of output resistance .
You can be sure. For small signal behavior (ac) they are in parallel.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top