Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What's the role of this NMOS?

Status
Not open for further replies.
wjxcom

wjxcom

Full Member level 5
Full Member level 5
Joined
Sep 7, 2005
Messages
283
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,298
Activity points
3,862
Hi all, I am designing a circuit shown in the picture below
??2.jpg
In this circuit, there have a NMOS whose name is NM0. I don't understand what's the role of it.
In fact, this circuit is a power supply and produces a 1V voltage to a DLL (delay phase lock).
How can I understand the nmos NM0? what's the role of it?
Help me please, thanx!!

And, what's the role of the capacitance？
 

The structure is much similar to a class A configuration amplifier, with a differential input stage and the output stage as a cascade of nMOS or NPN transistors.

PM are the mirror that deal with equalizing the current between the two arms of the differential, the capacitance is probably a cuf-off capacitor for high-frequencies.
 
  • Like
Reactions: wjxcom and t4_v

    T

    t4_v

    Points: 2
    Helpful Answer Positive Rating
    wjxcom

    wjxcom

    Points: 2
    Helpful Answer Positive Rating
northumber82 put it correct. It's 2-stages class-A opamp. The 1st stage is NMOS differential pair loaded by PMOS current mirror. The 2nd stage is a buffer. It provides high currents to the load. This action is done by NM transistor. NM0 is just a current source. You need to bias NM (from the 2nd stage) and it is done by the current of NM0. Take a look here: https://en.wikipedia.org/wiki/Buffer_amplifier .

You may find a lot of useful information about class A architecture in books as Razavi or Baker. You may also take a look here: https://payhip.com/b/5Srt at page 50 (chapter 3.1.1) in the preview.
 
  • Like
Reactions: wjxcom

    wjxcom

    wjxcom

    Points: 2
    Helpful Answer Positive Rating
NM0 is just a current source.
Click to expand...
Could be expected, but the schematic is wrong in this case by driving NM0 gate with Vip rather than Vb.
 
  • Like
Reactions: wjxcom

    wjxcom

    wjxcom

    Points: 2
    Helpful Answer Positive Rating
Sure, it would be expected that NM0 would have the gate bias equal to VB, but in the case that VIP = 1V DC only (no AC signal), NM0 may be biased by 1V and sized properly.
 
  • Like
Reactions: wjxcom

    wjxcom

    wjxcom

    Points: 2
    Helpful Answer Positive Rating
t4_v said:
... but in the case that VIP = 1V DC only (no AC signal), NM0 may be biased by 1V and sized properly.
Click to expand...

And where, in this case, would be the OTA's input?

@wjxcom: Cc operates as Miller compensation capacitor, its value being multiplied by the right PM's (low) gain - for low frequencies; for high frequencies (PM's gain<1) it operates as feedforward capacitor.

BTW: The right diff-amp's NM and the upper source follower output NM constitute a built-in negative feedback loop.
 

phasemargin.PNG
Hi all: I perform the ac simulation for the circuit. the bode curve is the picture above. From the curve, we can know that the PhaseMargin is bad. But if I connect the gate of NM0 to VB other than VIP, the bode curve is very good!
If the gate of NM0 is connected to VB, the VIP is the positive port of the opa, but now the gate of NM0 is connected to VIP, so VIP becomes a negative port of the opa. It's so strange!

- - - Updated - - -

Hi erikl, what's the meaning of "a pure DC circuit"? How can I understand this sentence?
 
Last edited:

Hi,

You should really take a look into proper materials, e.g. ones that I mentioned previously, to understand the architecture you're designing.

Usually, NM0 should be connected to VB not VIP. Your circuit is a pure DC circuit, because you explained that the VIP = 1 V DC. No AC signal.
 

wjxcom said:
Hi erikl, what's the meaning of "a pure DC circuit"? How can I understand this sentence?
Click to expand...
It's already correctly explained, I think:

t4_v said:
Your circuit is a pure DC circuit, because you explained that the VIP = 1 V DC. No AC signal.
Click to expand...
 
  • Like
Reactions: t4_v

    T

    t4_v

    Points: 2
    Helpful Answer Positive Rating
wjxcom said:
But if I connect the gate of NM0 to VB other than VIP, the bode curve is very good!
Click to expand...
It's the correct connection, I think, if you are content with the function.

wjxcom said:
If the gate of NM0 is connected to VB, the VIP is the positive port of the opa, ...
Click to expand...
Because there are 2 signal inversions from VIP to VO.

wjxcom said:
... but now the gate of NM0 is connected to VIP, so VIP becomes a negative port of the opa.
Click to expand...
Then there's only 1 signal inversion (from NM0's gate input to VO). The amplified part from the pos. differential VIP input to VO lessens the negative gain from NM0's gate input gain to VO a bit, but it seems the latter (negative) gain is (in absolute value) higher than the positive gain from the diff. amp input. Probably due to the strong built-in negative feedback loop which i had described above, which strongly decreases the gain of the right-hand diff-amp branch.
 

There seems to be a misunderstanding involved with the bode diagram discussion in post #9. Phase margin has to be determined for the feedback loop gain. The feedback loop is already closed in the post #1 circuit from output node VO to inverting input.

Vip is not in the feedback loop, connecting NM0 gate to Vip or Vb respectively doesn't change the loop gain.
 
  • Like
Reactions: erikl

    erikl

    erikl

    Points: 2
    Helpful Answer Positive Rating
Hi all, after a long time, I come back again
Hi t4_v, Hi erikl , I connect the gate of NM0 to VB rather than VIP, and the OPA works well.
I have a question yet: my circuit is a pure DC circuit, does it mean that this circuit not need ac simulation at all? But it is a negative feedback！
 

wjxcom said:
I have a question yet: my circuit is a pure DC circuit, does it mean that this circuit not need ac simulation at all? But it is a negative feedback！
Click to expand...

Your circuit is a pure DC circuit concerning your application. But you're right: as it includes feedback, it should be simulated to confirm that it is stable: open loop ac sim. for Bode diagram, and ac closed loop simulation in your real application, i.e. with stimulation & load impedances.
 
  • Like
Reactions: wjxcom

    wjxcom

    wjxcom

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top