Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to generate jittered signal source?

Status
Not open for further replies.
B

beabroad

Member level 4
Member level 4
Joined
Nov 24, 2003
Messages
76
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Activity points
628
jittered signal

HI all

I am now designing a CDR circuit, and want to generate a jittered signal source in Verilog-A to test the function of CDR.
How to do this?
thanks.
 

the data generator in that section is only without jitter. However, i think we can use the Fixed-frequency oscillators with jitter combined with DFF to generate the jittered data source.
or we can just use some of the code in the jittered frequecy oscillator into the data generator to generate the jittered data source
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top