Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to find the gate count

Status
Not open for further replies.
A

au_sun

Full Member level 2
Full Member level 2
Joined
Aug 5, 2004
Messages
147
Helped
15
Reputation
30
Reaction score
4
Trophy points
1,298
Activity points
1,184
i have a basic question,
i use MAGMA for synthesis, in my synthesis report it give the no of standard cell that are used in design,
the thing is i have to fine the GATE COUNT from the STANDARD CELL COUNT.

help me how to find that
 

HOW TO FIND THE GATE COUNT

the synthesis report will give the total cell area(report_area command used incase of DC). Find the area of NAND2X1 cell from ur tech library(5.09 incase of TSMC 130nm process) and divide the total cell area with NAND2X1 area to get the gatecount(interms of NAND2X1) gate.
 
Hi,

there r few ways. as

data count model_cell $m (will give u direct the cell count )

report area $m (it will give u a detail report)

report arc $m

all these command will give u the cell count.

gate count = cell_count * (3 or 4)

(3 or 4 bcoz avg. no of gate in NAND cell)


Regards,

Rahul
 
u can give a report of area, then y sould divide this
value by the cell area with NAND2X1 , and you will conclude it
 

For SOC Encounter, you only need to report equivalent gate count.

That is easy and straightforward.
 

you may in DC command,it tell you gates
 

U can count the total no of cells in DC by sourcing the total cell file and then running the command DC_rpt_cell
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top