Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Programming FPGA with uC

Status
Not open for further replies.
N

nsgil85

Member level 4
Member level 4
Joined
Dec 11, 2012
Messages
73
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,833
Hi everyone

Does anybody encounter with a project that uC program the FPGA with JTAG interface on powe up (the uC stores the bitstream on its FLASH)

(FPGAs bitstream file is in Mb)

Thanks
Gil
 

Hi,

Let me clearfy this, I inherited a board (SPARTAN-6) that it's designer forgat to fanout the configure flash pinout.
(no access to the balls on the BGA) - so for bybass that issue each time powers up the uC configre that FPGA
 

Surely possible. Altera provided a "Jrunner" code for the same purpose. Besides handling JTAG (almost easy) you need to understand the JTAG configuration load algorithm used by your FPGA. It should be documented somewhere.
 

Ok,

It is for Altera's FPGAs, i'm using SPARTAN-6, couldn't find parralel subject on xilinx.
Is there any referance design you can share with?

BTW
I'm familiar with JTAG chain

Thanks
Gli
 

Read the XAPP058 application note. I think you will find the answer in this document.
 
  • Like
Reactions: nsgil85 and FvM

    FvM

    FvM

    Points: 2
    Helpful Answer Positive Rating
    N

    nsgil85

    Points: 2
    Helpful Answer Positive Rating
Why limit only to JTAG?

Alera devices (and Xilinx would be similar) have "passive configuration" capability in which an external device shall configure the FPGA. On development boards this often ends up being a MAX II or MAX V CPLD. Read about passive configuration. A microcontroller could also be used here, it shall just read data from external configuration memory and write to the FPGA.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top