Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question about counter (disconnecting clock)

Status
Not open for further replies.
H

Haytham-Sief

Member level 2
Member level 2
Joined
Mar 5, 2005
Messages
44
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Location
Alexandria, Egypt
Activity points
1,624
Question about counters

Plzz everybody if any one can tell me if the clock provided to a counter is disconnected what will be the output of the counter ? Will it be the last output (i.e. latched) or it will be reseted ??
Thnx very much
 

Re: Question about counters

Ofcourse, it depends to the freezing time of the clock, if it happens in low to high or high to low transition edge, the value could be unknown, but if the clock is freezed during high or low level, the counter keeps its value.

Regards
 
Re: Question about counters

If you use cmos type ic.Must be pull down res. for clock input.If you dont have counter not exactly last count state.
 
Re: Question about counters

The counter will hold the last count. If the input waveform stays low or high the counter will not increment the count. The thing to look out for is how you disrupt the input signal. If the counter input is left floating, noise will produce more counts.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top