Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

synchronous frequency divider design.

Status
Not open for further replies.
N

nathanee

Junior Member level 3
Junior Member level 3
Joined
May 1, 2004
Messages
31
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
239
Hi all,

Please help to suggest reference circuit or paper of SYNCHRONOUS frequency divider design, which is 8-bit.

The design should be schmatic entry instead of HDL.

Thanks in advance.

BRs,
-nathan
 

what fequency u want to achieve?
 

    N

    nathanee

    Points: 2
    Helpful Answer Positive Rating
The frequency is used in PLL, thus the frequency range is from 100MHz to 500MHz.

BR,
-nathan
 

I mean to ask... say your input frequency is X. then what is the output frequency interms of X required for the freuency divider .
 

which reference book i can refer?
 

hi,

This a paper named "Clock Dividers Made Easy".
SNUG Boston,2002.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top