Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

want tool regarding the project - vhdl to verilog tool

Status
Not open for further replies.
what is the procedure to translate code using this tool. i could not option like translate
 

Sorry, in my dictionary there is no such phrase called 'spoon-feeding'!
Amit Kumar has already done some work for you.

Use google search and read carefully the search results is all I can suggest to you.
 

VHDL if =>tool translates=> Verilog if

VHDL AND ==> Verilog &

etc...

these tools generally just perform some sort of lexical substitution and that is why they usually screw up to some extent. My preference hand convert or just leave it as is and run mixed mode simulations.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top