Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] [moved] problem in simulation OTFT verilogA model in cadence

Status
Not open for further replies.
E

electronicman26

Full Member level 2
Full Member level 2
Joined
Dec 15, 2011
Messages
120
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
2,054
hi
I want to simulate the verilogA model of OTFT transistor but see this error:
 

show us the verilog-a file, and how you put it in cadence?
 

electronicman26 said:
I want to simulate the verilogA model of OTFT transistor but see this error:
Click to expand...
What view do you set in "Switch View List" and "Stop View List" ?

Or use "config view" of Hierarchy Editor to choose veriloga or verilogams view.
 
Hi
I want to model a simple resistor with this verilogA code:
module simpleres(a, b);
inout a, b;
electrical a, b;
analog I(a,b) <+ V(a,b) / 1000;
endmodule
I try to do this modeling according to this: http://venividiwiki.ee.virginia.edu/mediawiki/index.php/ICDesignVerilogA
I do steps 1 and 2 but I have problem in step 3, after click a blank veriloga template popup but how I can transfer my code and how I can save it?? what should I do for save the code after type?

 
Last edited by a moderator:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top