Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Reading byte by byte from a register

Status
Not open for further replies.
B

beginner_EDA

Full Member level 4
Full Member level 4
Joined
Aug 14, 2013
Messages
191
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
3,854
Hi,
I have 128 bit (i.e. 16 byte) single register and I would like to read from it byte by byte.
How I can do that in verilog?

Is this approach ok?
Code Verilog - [expand]
1
2
3
4
5
6
7
8
9
10
11

reg [127:0] source_reg;
reg [7:0] target_reg;
reg [3:0] i = 0;
always @ (posedge clk)
begin
     for (i=0; i<15; i=i+1)
       begin
           target_reg <= source_reg[8*i +:8]; //target_reg is intended to be written in a 8 bit fifo.
           write_fifo <= 1;
       end
end
 

I notice that this isn't the very first FPGA code you are dealing with, although one could suspect at first sight.

So you can you refer to things you have learned before.

A for loop doesn't constitute a sequence in time, instead it goes through all iteration steps at once, in a single clock cycle. Your code ends up with writing the last target_reg value to the FIFO, skipping all previous ones.

To write all bytes one by one you have to design a state machine.
 
If target_reg has to be written to a FIFO then you can do only a single write every cycle which means a single read of 8 bits every cycle. You will not need the for loop in that case.
You will run a counter for 16 cycles and then write a case statement (using this counter) to index source_reg and assign it to target_reg.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top