Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Differential Clock - why?

Status
Not open for further replies.
ivlsi

ivlsi

Advanced Member level 3
Advanced Member level 3
Joined
Feb 17, 2012
Messages
883
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,868
Hi All,

Why a differential clock is used? I understand that it's probably needed for a protection from a noise, but anyway, are there another reasons?

Thank you!
 

  • low skew between opposite edges is critical in some timing applications.
  • controlled impedance on both limits ringing and low skew cancels EMI of edges.
 

There are several advantages to using differential signaling. Three of the most important are these:
(1) Differential receivers reject common mode noise due to skew, power supply noise, interference, etc.
(2) Differential signals effectively double the voltage swing at the differential receiver increasing S/N.
(3) Well balanced and terminated differential transmission lines generate less EMI.
For these reasons, differential output formats are typically selected in high frequency and/or low jitter applications.
Please go to below link for more details.

https://www.ultracad.com/articles/differentialsignals.pdf
 
  • Like
Reactions: FvM

    FvM

    FvM

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top