Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The difference is a 90 degree phase shift between clock and data for DDR and 180 degree phase shift for SDR.
i.e. clock edge alligned with data chnges or in the middle between data changes when the data is stble
The difference is a 90 degree phase shift between clock and data for DDR and 180 degree phase shift for SDR.
i.e. clock edge alligned with data chnges or in the middle between data changes when the data is stble
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
