matrixofdynamism
Advanced Member level 2
ASICs and FPGAs that have a lot of power rails usually contain the sequence of power up/down as part of specification. This includes the order in which the rails should be powered up/down and also the time minimum pause between powering up/down successive rails.
Why do we need such a sequence, what are its origins?
What will happen if this sequence is not followed for power up?
What will happen if this sequence is not followed for power down?
Why do we need such a sequence, what are its origins?
What will happen if this sequence is not followed for power up?
What will happen if this sequence is not followed for power down?