Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

2D DCT architectureby using distributed arthemetic

Status
Not open for further replies.

cedance

Advanced Member level 2
Advanced Member level 2
Joined
Oct 24, 2003
Messages
551
Helped
30
Reputation
60
Reaction score
7
Trophy points
1,298
Location
Germany
Activity points
4,622
2d dct

hi,

i am in need of a 2D DCT architecture that can be effectively reconfigured. i mean i am trying to implement the DCT compression of images on an FPGA kit. i am trying to make it reconfigurable. could any one help me pls! :( i ned some ieee papers also on it...

thanks..


/cedance
 

vhdl code dct

I attacted 3 papers for DCT implementation.
M.T Sun's paper is most fundmental and easy to implement because of the regularity. it has pipelined arch, and can be reconfigurable.
Also can be used DCT/IDCT.
 

    cedance

    Points: 2
    Helpful Answer Positive Rating
2d dct +vhdl

yygetit said:
I attacted 3 papers for DCT implementation.
M.T Sun's paper is most fundmental and easy to implement because of the regularity. it has pipelined arch, and can be reconfigurable.
Also can be used DCT/IDCT.

is there a direct VHDL code available, any ip core??? it would be better.. i find that paper what u referred easy to implement is 1989 paper.. and reconfigurability issue is around the 2000 to 2003... so i think there would be better implementations available. if any1 could get me a VHDL code! :(


/cedance
 

architecture to implement dct

cedance, Have you found what you are searching for , If yes plz post it as Iam also in need of IDCT vhdl code
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top