abd_elhamid_
Newbie level 6
After I write my VHDL code in Quartus and compiled it, I want to verify the proper operation of my code and create .vwf simulation file. How can I simulate and create .vwf file from modelsim?...please help
Thanks
Thanks