Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] STD CELL pin minimum area violation fix

Status
Not open for further replies.
V

Vahe Yeghiazaryan

Newbie level 3
Newbie level 3
Joined
Dec 25, 2013
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
17
HI ALL,

Does anybody know which commands/options to use to force SOC Encounter to fix standard cell's pin minimum area violations whicle routing, if initially it wasn't saticfied in cell itself.

Thanks in advance.

Vahe
 

This is not a recommended flow because this will increase the run time....
a) The standard cells should take care of this automatically at the design stage
b) The vias can be constructed through the tech file in such a way that it drops vias with minimum area rule compliance.
the first option is preferable.
 

HI artmalik,

thanks a lot for for reply.

Do I understand correctly point "b", should have vias metal shapes with minimum area?

Thanks
 

The tech file has definition for the various vias that can dropped. the via will be defined as width, area, shape and enclosure in each metal layer. So when the vias are dropped on the pin, it will automatically create a metal shape which will take care of the minimum required DRC rules. Usually the basic tech file is provided by the vendor. People write special rules for important pins like clock pins should have two vias for example.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top