Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Implementation of Clock Gating for Two clock Signals !

Status
Not open for further replies.
M

msdarvishi

Full Member level 4
Full Member level 4
Joined
Jul 30, 2013
Messages
230
Helped
1
Reputation
2
Reaction score
1
Trophy points
18
Activity points
2,349
Hello everybody,

I am wondering to know whether is possible to to change the clock frequency of a circuit dynamically (e.g. switching from CLK1 to CLK2) by the benefit of clock gating technique without stopping the circuit and while the circuit is running? As you know, when there are two clock signals (CLK1 and CLK2) we will have 4 transitions and we are extremely restricted not to use clock gating at those transition times ! Does anybody know how to deal with it?

Thank and Regards,
 

Hi,

I believe your requirement can be rephrased as a dynamic clock mux without any glitches.

I'm posting couple of links here of such circuits. These are also essentially gating off one of the clock sources before switching. So I'm not sure if this matches your requirement.

http://www.eetimes.com/document.asp?doc_id=1202359

**broken link removed**
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top