Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Finfet based inverter netlist

Status
Not open for further replies.
V

VirtuosoDracula

Junior Member level 1
Junior Member level 1
Joined
Oct 2, 2011
Messages
17
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,388
Hello,

I created an inverter netlist using finfet models, in which I mentioned 'fpitch' 'nfin' 'nf' instead of the the width.

Much to my surprise, I didn't get the correct results; but with the same netlist if I replace the finfet parameters with a width, I get the correct results.

Any suggestions,what I might be missing here?

Thanks in advance!
VD
 

Where - i.e. from which tool - didn't you get correct results? Simulation, layout creation, or Dracula LVS? May be the used tool doesn't (yet) know - or cannot assign - these Finfet parameters.
 

Hi erikl,

Yes it was during the spice simulation that I didnt get the correct results, but that was due to the goof up I did with the order of the ports I provided in the subckt definition and its instantiaition. The problem has been resolved now.
 
Hi VD,

Could you please share the inverter netlist, you used with this experiment ? Thanks for your time. I am trying to simulate a FinFET based inverter in hspice using PTM-16nm model
 
  • Like
Reactions: MTOPI

    M

    MTOPI

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top