www111
Junior Member level 3
![Junior Member level 3](/styles/images/ranks/clevel3.gif)
Hi all,
I have some questions regarding DDR3L.
I have a lot question because i'm new to DDR3L SDRAM. (I reed the datasheet of the memory but didn't understand all the signals and there is no decoupling scheme in the datasheet)
What are these signals: Data_Mask, Data_Strobes, ICLK_DRAM_TERM(100k to gnd), DRAM_VDD_S4_PWROK, DRAM_CORE_PWROK, ZQ, ODT, DRAM_DQSP(UDQS, LDQS) ?
And are there some papers how to and how many decouple and baypass caps to use on DDR3L memory chip?
Best regards.
I have some questions regarding DDR3L.
I have a lot question because i'm new to DDR3L SDRAM. (I reed the datasheet of the memory but didn't understand all the signals and there is no decoupling scheme in the datasheet)
What are these signals: Data_Mask, Data_Strobes, ICLK_DRAM_TERM(100k to gnd), DRAM_VDD_S4_PWROK, DRAM_CORE_PWROK, ZQ, ODT, DRAM_DQSP(UDQS, LDQS) ?
And are there some papers how to and how many decouple and baypass caps to use on DDR3L memory chip?
Best regards.