Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Digital delay circuit simulation

Status
Not open for further replies.
J

JKJoy

Member level 1
Member level 1
Joined
Jul 9, 2014
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Visit site
Activity points
237
Hello,
Can somebody give any circuit idea for designing a digital delay circuit.
This for simulating the possible delay during a serial communication using PIC microcontroller.

Thanks
 

JKJoy said:
Delays in ms.

Thanks
Click to expand...

In a time period of just 1 mS an electrical signal can travel more than 200 Km ! I doubt your PIC serial signal will be used for this distance. I think you are looking for at most a sub- uS delay.
 

If you want a temporary delay for simulation purpose only, an easy way would be to insert an RC delay.
For example if you want a delay of 1ms at the output of a port pin, connect a series RC to the port and tap the delayed output from across the capacitor. The output will be delayed by roughly 0.8 to 1 time constant.
So for 1ms 100 ohm and 10uF should serve the purpose.
 
kripacharya said:
In a time period of just 1 mS an electrical signal can travel more than 200 Km ! I doubt your PIC serial signal will be used for this distance. I think you are looking for at most a sub- uS delay.
Click to expand...

That is correct. I am doing a wired FSK circuit. In which I sensed small delay (may be few uS) to receive the data with small distance cable. I presume the delay was contributed by the mod/demod circuits anyway. That is OK.
That is why I just wanted to simulate this, doubting may be in real lengthy cable environment, I may have increased delays.

Thanks
 

mrinalmani said:
If you want a temporary delay for simulation purpose only, an easy way would be to insert an RC delay.
For example if you want a delay of 1ms at the output of a port pin, connect a series RC to the port and tap the delayed output from across the capacitor. The output will be delayed by roughly 0.8 to 1 time constant.
So for 1ms 100 ohm and 10uF should serve the purpose.
Click to expand...

I will try this. But my doubt is whether this RC will destroy data shape and corrupt data. Anyway let me try it.
Thanks
 

JKJoy said:
I will try this. But my doubt is whether this RC will destroy data shape and corrupt data. Anyway let me try it.
Thanks
Click to expand...

The RC will definitely change the rise/ fall shapes of your signal. So if your application is edge sensitive, then you need to correct for this. One way would be to include some sort of schmitt gate with thresholds at appropriate levels to recover the edges.
 

Hi mrinalmani,

I tried the RC method, but as suspected, the dv/dt kills the data. In oscilloscope, the 2400bps data is seen lost its nature.
With 100ohm and 10uF, the waveform is totally destroyed.

Thanks
 

If you want to simulate a long cable for communication, you should read the datasheet of the cable you will recommend for your application, and simulate with this calculated values of the components. You should also use the appropriate communcation standard, and drivers for this.
 

JKjoy: I had assumed the data pulses to be much longer than the delay period. For eg. a delay of 1ms should have data pulses lasting more than, say, 4ms. The whole idea is to have a clear "flat" portion in the trapezoid of the the data pulse.
If the data pulses are smaller or comparable to the delay, a digital buffer seems to be the only solution.
 
  • Like
Reactions: JKJoy

    J

    JKJoy

    Points: 2
    Helpful Answer Positive Rating
JKJoy said:
Hi mrinalmani,

I tried the RC method, but as suspected, the dv/dt kills the data. In oscilloscope, the 2400bps data is seen lost its nature.
With 100ohm and 10uF, the waveform is totally destroyed.

Thanks
Click to expand...

You have to choose your R and C depending on the amount of delay you want. But this delay should be not more than approx~ 40% of your bit period using this method.

So at 2400bps, you have to choose RC <= 0.4/2400, or < ~ 167uS (max)
This would be roughly the delay for a 40-50Km long cable. More than what you need I would think.

Now choose C = 100nF.
Then R (max) ~ 1.8K. And you can decrease R for smaller delays.

Try it out. As a wrote before, use a schmitt to straighten out the edges if required.
 
  • Like
Reactions: JKJoy

    J

    JKJoy

    Points: 2
    Helpful Answer Positive Rating
A digital delay in the same order of magnitude as the bit time or even larger can be best implemented as a digital shift register with respective high clock rate.
 

kripacharya said:
You have to choose your R and C depending on the amount of delay you want. But this delay should be not more than approx~ 40% of your bit period using this method.

So at 2400bps, you have to choose RC <= 0.4/2400, or < ~ 167uS (max)
This would be roughly the delay for a 40-50Km long cable. More than what you need I would think.

Now choose C = 100nF.
Then R (max) ~ 1.8K. And you can decrease R for smaller delays.

Try it out. As a wrote before, use a schmitt to straighten out the edges if required.
Click to expand...

Thanks for the precise suggestion. It worked as you suggested. As you mentioned I am not going to have more than 3KM long cables. But I have some FSK circuits which may put in some delay and i suppose that may be only few uSecs.
Anyway I did simulate RC delay with the suggested values and added schmitt buffer to straiten the edges.

Thanks to Mrinalmani too for his similar valuable suggestions...

Regards
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top