nervecell_23
Member level 1
For a signal whose word-length is a PARAMETER, how to set all its bits to 1 in Verilog?
Using '1 is not supported in some synthesis tool because it's a systemVerilog feature...
Thanks!
Using '1 is not supported in some synthesis tool because it's a systemVerilog feature...
Thanks!
Last edited: