Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In Flat LEC, the whole design is compared as single entity. In hierarchical lec, first the bottom-most hierarchy is compared, then it is blackboxed, and then the next higher hierarchy is comapred, and so on until the top level is reached.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
