Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

can cycle-accurate design be done using cadence?

Status
Not open for further replies.
D

dr.farnsworth

Member level 3
Member level 3
Joined
Jan 5, 2005
Messages
56
Helped
15
Reputation
30
Reaction score
14
Trophy points
1,288
Visit site
Activity points
401
In high-level behavioural synthesis , scheduling is a common term. can anyone tell me if cycle accurate design can be done using cadence software or not ? Or tools which can be used for this purpose. Anybody has some info abt this
 

you mean tools like MC and BC, looks like not one uses BC, so you have to schedule you high level architecture manually.

Cadence has no such tools, but looks like they will promte a new standard language for data path, so they will have tool like MC.

Metor has tool to convert C to HW, but I think it is mainly for DSP. there is no general HIGH LEVEL SYHTHESIS tool, otherwise we all loose our jobs :)
 
Hi niuniu,
thanks .What is MC and BC ? Does that mean scheduling in High-level synthesis was done manually till now and there is no tool ? if not, Do you an Idea how it could be done?

Added after 37 minutes:

My question is how can control and datapath scheduling can be done? Is it imp to do for high-level behavioural synthesis ?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top