Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Write response of axi

Status
Not open for further replies.
V

vir_1602

Junior Member level 3
Junior Member level 3
Joined
Feb 26, 2014
Messages
25
Helped
2
Reputation
4
Reaction score
1
Trophy points
3
Activity points
133
Hi all
can anybody Tell me is write response be always on next clock edge of Wlast signal or there can be delay between wlast and Write response.

as far as I have read it is like bresponse is always at the next clock edge of Wlast (i.e when Wlast beat is acknowledged by wready).

Thanks in adv
Vir_1602
 

Hi,
I go through spec may be available all the details or arm web site for information.
 

I have gone through the spec and there is only one line written about it that is "Write response must always follow the last write transfer" and I have also gone through many other sites. all the time I have come on to the above conclusion but still it is not clearly written

Thanks and regards
Vir_1602
 

Hi Vir_1602,

"write response be always on next clock edge of Wlast signal or there can be delay between wlast and Write response."

It is definitely possible have delay between WLAST and write response.Please note that if write response has to be given always in next cycle of WLAST then there is no need of BVALID.

Only mentioned limitation in protocol is that in any case write response can not occur before WLAST (last data beat).

I hope this help.

Cheers
Sameer
:)
 
hi Sammeer

Thanks ; ur reply is really useful.

Thanks and regards
virat sharma
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top