Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Is it neccessary to Power the MGT_ACCC/MGT_AVTT Pins?

Status
Not open for further replies.
P

Port Map

Advanced Member level 4
Full Member level 1
Joined
Aug 24, 2013
Messages
118
Helped
15
Reputation
30
Reaction score
14
Trophy points
1,298
Activity points
2,089
Hi,
I want to know that, is it neccessary to Power up the MGT_ACCC/MGT_AVTT Pins on Virtex6 FPGAs?

I'll not use IOs FPGA in MGT Banks?
 

Hi Port Map,
If you want to access the particular Bank of SERDES, you need to power it accordingly.

Pls let me know if you need any other clarifications.

Thanks and Regards,
Shunmuga Sundaram S.G
 

I need No SERDES or DDR.
I need only LVCMOS or LVDS IOs.
So I think it is not neccessary to Power up the MGT_ACCC/MGT_AVTT Pins. is it ok?
 

Hi Port Map,

If you do not want to use the MGT Banks, then you need to Gnd all those TX and RX pins (This will be mentioned in "GTX/ GTH transceivers user guide" of the selected FPGA Series) and you you don't need to MGT_AVCC/MGT_AVTT pins .
And you cannot use those pins (MGT Banks) as LVDS / LVCMOS IOs.

I think u r clear with this.

Regards,
Shunmuga Sundaram S.G
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top