Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Flicker noise in FETs

Status
Not open for further replies.
D

diarmuid

Full Member level 2
Full Member level 2
Joined
Aug 4, 2011
Messages
143
Helped
10
Reputation
20
Reaction score
9
Trophy points
1,308
Location
Dublin, Ireland
Activity points
2,429
Hello All,

2 quick questions on flicker noise in FETs:

1. Which region exhibits lower flicker noise - triode or saturation?

2. Does flicker noise exhibit a dependancy on Vov?

Thanks,

Diarmuid
 

Generally flicker noise tends to rise with Vov, see the following snippet. Hence triode region (large Vov, small Vds) will probably exhibit more flicker noise than saturation region. Still, operation in strong inversion mode (with large Vov and large Vds) would probably exhibit even more flicker noise in saturation region.

View attachment Binkley__p213.pdf. There's a lot more about flicker noise in this book.
 
Very interesting that. Excellent book it seems. Ill be running a few sims over the next week or so so will update this with
some general results I get.
 

some general results i have seen from simulation:

- flicker noise appears to decrease with increasing area
- triode region exhibits worse flicker noise
- PMOS appears to exhibit less flicker noise than NMOS

- - - Updated - - -

- one additional observation

- flicker noise is much less in subthreshold than saturation
 
Last edited:
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top